

IRLabs, Inc.


1808 East 17th Street
Tucson, AZ 85719 - 6505 / USA
Phone # : 520 - 622 - 7074
Fax # : 520 - 623 - 0765
Email : irlabs.com

Customer : University of Michigan
P.O. number : UMCHND03Z
Dewar number : 3625
Job Order number : 1331
Quote number :
Components : IRLF30 - PICNIC (PACE) Array Components, Motor Drive will be added later.

<u>page #</u>	
1	Cover
2	Array Components Block Diagram
3	Dewar internal parts layout
4	Temperature Sensor and Filter Wheel box wiring
5	Temperature Sensor information.
6	Array Fanout Board test information
7	Array Fanout Board pictures
8	Array Fanout Board Layout
9	Array Fanout Board # IRLF30, schematic
10	Fanout Board and Cables, Test information
11	Overall Array cables wiring diagram
12	Array cables - sections wiring diagram
13	Preamp # IREM1B, schematic
14	Preamp # IREM1B, picture



Array Components Parts List :

- ____ IRL F30 Circuit Board
- ____ Internal Analog Cable
- ____ Internal Digital Cable
- ____ External Analog Cable
- ____ External Digital Cable
- ____ IREM1B Preamp
- ____ 18 and 26 pin, Shorting Plugs




Inside Dewar Layout

Filter Wheel Box connectors




Array Cable Heatsinks




Dewar case connectors




Dewar Internal wiring




Filter Wheel Box Home Switches
Open at Home Position



Temperature Sensor on
Array Mount



1 is near the
Dewar window



Temperature Sensor connections

MMSD - Moveable Mount Silicon Diode


this side should face up



mount this side toward cold work surface




polarity marks on sensor and cable connector indicate the positive side



On the sensor connector "TC" indicates Temperature Control cable. The "TC" cable is intended to be used to control nearby heater elements. A number indicates the readout sensors position on the Dewars case connector.

Wiring diagram of sensor and twisted pair cable inside Dewar



use an ohm meter to check polarity of final wiring. (similar to a diode)
at room temperature : forward bias is around $3.5\text{ M}\Omega$

reverse bias is infinite.

at nitrogen temperature : forward bias is around $18\text{ M}\Omega$
reverse bias is infinite.

JC#, DWR # : UMCHND03Z - 3625

: 2/24/04

board use notes : PICNIC Board configured for PACE

circuit board # : IRLF 30

circuit board S/N # : 009

TEST DATES

assembler initials	testers initials
--------------------	------------------

general appearance

circuit board cleaned, no finger prints, flux residue, dross, etc..

--	--

all connectors and components parallel or vertical to board

--	--

all solder joints filled, no voids, orange peel or cold solder joints

--	--

fiberglass, thermal layers and pads not damaged

--	--

EPA socket installed correctly

pin #1 is over board pin #1 marking

--	--

socket feet touch the thermal layer

--	--

corners bottom edges are same distance from the thermal layer

--	--

contact pins are not bent in or dirty

--	--

all TANTALUM capacitors

7 caps installed - C2 through C5 not installed all others are 16V/10μF

--	--

bottom touches the board

--	--

polarity correct

--	--

no shorts to thermal layer

--	--

other

all 5 jumpers are installed

--	--

Jumper configuration for PACE : J6 pins 1 to 2, J7 pins 2 to 3

--	--

key pins are clipped : J1 pin 10, J2 pin 8

--	--

serial number is scratched on the back upper left side (J1 and J2 at bottom)

--	--

SIP / Rpack resistors oriented correctly

--	--

SIP / Rpack resistors are ceramic type

--	--

top and back pictures are in focus and copied to the bottom of data sheet)

--	--

JFETS

bottom edge of the JFET .060" away from board (20 AWG wire thickness)

--	--

no shorts from any of the 3 pins to the thermal layers

--	--

installed correctly (orientation of drain, source and gate to board)

--	--

cold test - data sheet is filled in completely

--	--

Individual JFET - Source Voltage Test

Drain Voltage = 5.0 V

JFET Gates = Ground

match range = .001 V

source resistor used for test = 19.97 K

JFET Serial #	VS ~300 K	VS ~77 K
496	1.000	0.669
426	0.965	0.669
613	0.987	0.670
730	0.988	0.670

Assembled Board Final JFET - Source Voltage Test

JFET Gates = Grounded through blank LCC chip

Drain Voltage = 5.04 V

match range = 0.002 mV

installed RS value at 77K = 20.1 KΩ

Installed Position	JFET Serial #	VS ~300 K	VS ~77 K
Q1	496	1.006	0.673
Q2	426	0.973	0.672
Q3	613	0.995	0.673
Q4	730	0.996	0.674

JC#, DWR # : UMCHND03Z - 3625

board use notes : PICNIC Board configured for PACE

circuit board # : IRLF 30

circuit board S/N # : 009

Jumper Configurations :

MBE :


J6 = 2 - 3

J7 = 1 - 2


PACE :

J6 = 1 - 2


J7 = 2 - 3




TOP VIEW




BACK VIEW






L1 SILKSCREEN



CONTRACT NO. RDMIC		COMPANY NAME INFRARED LABORATORIES, INC.		
APPROVALS	DATE	DWG	IRLF30A PICNIC FANOUT BOARD vs.2	
DRAWN	2/16/2000 <th>SIZE</th> <th>FSCM NO.</th> <th>DWG NO.</th>	SIZE	FSCM NO.	DWG NO.
CHECKED		A		
ISSUED		SCALE	PAUL ARBO	SHEET 1 OF 1


Dewar Internal wiring




All coax center conductors should be isolated from coax shields : infinite infinite infinite

All connections should be isolated from dewar case / ground, unless otherwise indicated : infinite infinite infinite


TESTED BY : MWR MWR MWR




Outputs internal cable # 1




Outputs external cable # 1





Camera electronics




Bias and Clocks Internal cable # 2



Bias and Clocks External cable # 2





IREM1 - B, Preamp

