

# IRLabs, Inc.

---

1808 East 17th Street  
Tucson, AZ 85719 - 6505 / USA  
Phone # : 520 - 622 - 7074  
Fax # : 520 - 623 - 0765  
Email : irlabs.com

Customer : University of Michigan  
P.O. number : [UMCHND03Z](#)  
Dewar number : 3625  
Job Order number : 1331  
Quote number :  
Components : IRLF30 - PICNIC (PACE) Array Components, Motor Drive will be added later.


---

## page #


<u>1</u>	Cover
<u>2</u>	Array Components Block Diagram
<u>3</u>	Dewar internal parts layout
<u>4</u>	Temperature Sensor and Filter Wheel box wiring
<u>5</u>	Temperature Sensor information.
<u>6</u>	Array Fanout Board test information
<u>7</u>	Array Fanout Board pictures
<u>8</u>	Array Fanout Board Layout
<u>9</u>	Array Fanout Board # IRLF30, schematic
<u>10</u>	Fanout Board and Cables, Test information
<u>11</u>	Overall Array cables wiring diagram
<u>12</u>	Array cables - sections wiring diagram
<u>13</u>	Preamp # IREM1B, schematic
<u>14</u>	Preamp # IREM1B, picture

## Array Components Parts List :

\_\_\_\_\_ IRL F30 Circuit Board  
\_\_\_\_\_ Internal Analog Cable  
\_\_\_\_\_ Internal Digital Cable  
\_\_\_\_\_ External Analog Cable  
\_\_\_\_\_ External Digital Cable  
\_\_\_\_\_ IREMB Preamp  
\_\_\_\_\_ 18 and 26 pin, Shorting Plugs




### External components




# Inside Dewar Layout


Filter Wheel Box connectors



Array Cable Heatsinks




Array mount




Dewar case connectors



Dewar Internal wiring




Filter Wheel Box Home Switches  
Open at Home Position




Temperature Sensor on  
Array Mount

I +  
I -  
V -  
V +



# 1 is near the  
Dewar window



# Temperature Sensor connections

## MMSD - Moveable Mount Silicon Diode


this side should face up



mount this side toward cold work surface



polarity marks on sensor and cable connector indicate the positive side




mount hole

red mark

On the sensor connector "TC" indicates Temperature Control cable. The "TC" cable is intended to be used to control nearby heater elements. A number indicates the readout sensors position on the Dewars case connector.

### Wiring diagram of sensor and twisted pair cable inside Dewar



use an ohm meter to check polarity of final wiring. (similar to a diode)

at room temperature : forward bias is around 3.5 MΩ

reverse bias is infinite.

at nitrogen temperature : forward bias is around 18 MΩ

reverse bias is infinite.

JC#, DWR # : UMCHND03Z - 3625  
 board use notes : PICNIC Board configured for PACE  
 circuit board # : IRLF 30  
 circuit board S/N # : 009

: 2/24/04

TEST DATES	
assembler initials	testers initials

<u>general appearance</u>		
circuit board cleaned, no finger prints, flux residue, dross, etc..		
all connectors and components parallel or vertical to board		
all solder joints filled, no voids, orange peel or cold solder joints		
fiberglass, thermal layers and pads not damaged		
<u>FPA socket installed correctly</u>		
pin #1 is over board pin #1 marking		
socket feet touch the thermal layer		
corners bottom edges are same distance from the thermal layer		
contact pins are not bent in or dirty		
<u>all TANTALUM capacitors</u>		
7 caps installed - C2 through C5 not installed all others are 16V/10µF		
bottom touches the board		
polarity correct		
no shorts to thermal layer		
<u>other</u>		
all 5 jumpers are installed		
Jumper configuration for PACE : J6 pins 1 to 2, J7 pins 2 to 3		
key pins are clipped : J1 pin 10, J2 pin 8		
serial number is scratched on the back upper left side (J1 and J2 at bottom)		
SIP / Rpack resistors oriented correctly		
SIP / Rpack resistors are ceramic type		
top and back pictures are in focus and copied to the bottom of data sheet)		
<u>JFETS</u>		
bottom edge of the JFET .060" away from board (20 AWG wire thickness)		
no shorts from any of the 3 pins to the thermal layers		
installed correctly (orientation of drain, source and gate to board)		
cold test - data sheet is filled in completely		

**Individual JFET - Source Voltage Test**

Drain Voltage = 5.0 V  
 JFET Gates = Ground  
 match range = .001 V  
 source resistor used for test = 19.97 K

JFET Serial #	VS ~300 K	VS ~77 K
496	1.000	0.669
426	0.965	0.669
613	0.987	0.670
730	0.988	0.670

**Assembled Board Final JFET - Source Voltage Test**


JFET Gates = Grounded through blank LCC chip  
 Drain Voltage = 5.04 V  
 match range = 0.002 mV  
 installed RS value at 77K = 20.1 K Ω

Installed Position	JFET Serial #	VS ~300 K	VS ~77 K
Q1	496	1.006	0.673
Q2	426	0.973	0.672
Q3	613	0.995	0.673
Q4	730	0.996	0.674




JC#, DWR # : UMCHND03Z - 3625  
board use notes : PICNIC Board configured for PACE  
circuit board # : IRLF 30  
circuit board S/N # : 009


Jumper  
Configurations :  
MBE :  
J6 = 2 - 3  
J7 = 1 - 2  
  
PACE :  
J6 = 1 - 2  
J7 = 2 - 3




TOP VIEW



BACK VIEW




TP8



L1 SILKSCREEN






MOUNTING HOLES  
 TP1 TP2 TP3 TP4 TP5 TP6  
 ⊗ ⊗ ⊗ ⊗ ⊗ ⊗

CONTRACT NO. RDMIC		COMPANY NAME INFRARED LABORATORIES, INC.			
APPROVALS	DATE	DWG IRLF30A			
DRAWN	2/16/2000	PICNIC FANOUT BOARD vs.2			
CHECKED		SIZE A	FSCM NO.	DWG NO.	REV. A
ISSUED		SCALE	PAUL ARBO	SHEET	1 OF 1


Dewar Internal wiring

Circuit board # IRL - F30  
with PICNIC array

Array function	Connection point
Vout 1	Q1 - JFET, Source
Vout 2	Q2 - JFET, Source
Vout 3	Q3 - JFET, Source
Vout 4	Q4 - JFET, Source
Analog Ground	FPA - 41,35,36,38
Analog Power	FPA - 33,37
Bias Gate	FPA - 32
Vreset	FPA - 40
	connector locking pin



Array function	Connection point
F-Sync	FPA - 25
Line Clock	FPA - 26
Reset Clock	FPA - 28
L-Sync	FPA - 43
Pixel Clock	FPA - 42
Read Clock	FPA - 27
Digital PWR	FPA - 34
	connector locking pin



Test Date  
1/23/04  
Wire resistance  
end to end test at 300 K

C	10.3 Ω
D	10.2 Ω
E	10.2 Ω
F	10.2 Ω
B	1 Ω
A	23.3 Ω
H	23.2 Ω
G	23.3 Ω

Test Date  
1/27/04  
Shorting chip  
Continuety test at 300 K

C	502 Ω
D	674 Ω
E	670 Ω
F	671 Ω
Ground / Reference	Ω
A	24.2 Ω
H	24.4 Ω
G	24.5 Ω

Test Date  
2/5/04  
Shorting chip  
Continuety test at 77 K

C	307.7 Ω
D	304.2 Ω
E	483 Ω
F	470 Ω
Ground / Reference	Ω
A	36.6 Ω
H	36.5 Ω
G	36.6 Ω

A	10.2 Ω
L	∞
D	10.2 Ω
R	∞
E	10.3 Ω
F	∞
B	10.3 Ω
N	∞
C	1.0 Ω
P	∞
K	10.4 Ω
M	∞
G	23.7 Ω
H	∞

A	11.2 Ω
L	∞
D	11.2 Ω
R	∞
E	11.1 Ω
F	∞
B	11.1 Ω
N	∞
C	11.1 Ω
P	∞
K	11.2 Ω
M	∞
G	24.9 Ω
H	∞

A	8.5 Ω
L	∞
D	8.5 Ω
R	∞
E	8.5 Ω
F	∞
B	8.5 Ω
N	∞
C	8.5 Ω
P	∞
K	8.5 Ω
M	∞
G	37.0 Ω
H	∞

All coax center conductors should be isolated from coax shields :  
All connections should be isolated from dewar case / ground, unless otherwise indicated :

TESTED BY :

infinite

infinite

MWR

infinite

infinite

MWR

infinite

infinite

MWR


**Dewar Internal wiring**

Circuit board # IRL - F30  
PICNIC array  
Configurable for MBE or PACE material

Array function	Connection point
Vout 1	Q1 - JFET, Source
Vout 2	Q2 - JFET, Source
Vout 3	Q3 - JFET, Source
Vout 4	Q4 - JFET, Source
Analog Ground	FPA - 41,35,36,38
Analog Power	FPA - 33,37
Bias Gate	FPA - 32
Vreset / DSUB	FPA - 40 or 39

connector locking pin


**F30 JUMPERS**



F-Sync	FPA - 25
Line Clock	FPA - 26
Reset Clock	FPA - 28
L-Sync	FPA - 43
Pixel Clock	FPA - 42
Read Clock	FPA - 27
Digital PWR	FPA - 34

connector locking pin


**OUTPUTS internal cable # 1**




NOTE :  
26 pin connections  
J,K,L,M on preamp are  
jumpered to ANALOG  
ground pin B

Mechanical ground  
connection on dewar case


**Bias and Clocks Internal cable # 2**




**Signal Preamp # IREM-B**




**OUTPUTS external cable # 1**



**Bias and Clocks External cable # 2**




**Camera electronics ( with PICNIC panel )**




NOTE : Ground connections on this side are either made or left open depending on which yields best noise results


**Clock Driver Board**




Outputs internal cable # 1




Outputs external cable # 1





Camera electronics




Bias and Clocks Internal cable # 2



Bias and Clocks External cable # 2





R2, R4, R6, R8 = 1K  
 R1, R3, R5, R7 = 4.02K  
 C1, C2, C3, C4 = 68PF  
 \*\* F1-F6 = DUAL FERRITE BEAD  
 BANDWIDTH APPROX. 550KHZ

IREM1-B DEWAR INTERFACE PREAMP BOARD

INFRARED LABORATORIES, INC. 1888 E. 17TH STREET TUESON, AZ. 85719 USA	
PROJECT:	PREAMP
DESC.:	PREAMP AUX BOARD PREAMP CIRCUIT BOARD
PAUL ARBO	REV.: C
PAGE: 1 OF 1	DATE: 9-30-97

IREM1 - B, Preamp

